This article reports on the development of a multichannel arbitrary waveform generator (MAWG) that simultaneously generates arbitrary voltage waveforms on 24 independent channels with a dynamic update rate of up to 25 Msps. A real-time execution of a single waveform and/or sequence of multiple waveforms in succession, with a user programmable arbitrary sequence order is provided under the control of a stand-alone sequencer circuit implemented using an FPGA. The device is operated using an internal clock and can be synced to other devices by means of transistortransistor logic (TTL) pulses. The device can provide up to 24 independent voltages in the range of up to ± 9 V with a dynamic update-rate of up to 25 Msps and a power consumption of less than 35 W. Every channel can be programmed for 16 independent arbitrary waveforms that can be accessed during run time with a minimum switching delay of 160 ns. The device has a low-noise of 250 µV rms and provides a stable long-term operation with a drift rate below 10 µV/min and a maximum deviation less than ± 300 µV pp over a period of two hours.
I. MOTIVATION
Ion traps have promising potential in the field of quantum information science [1] [2] [3] [4] , and in particular microstructured Paul traps are well suited for this purpose. They can have multiple zones for trapping, processing and storing of atomic ions [5] [6] [7] [8] [9] . Scaling such traps up for quantum information processing requires a large number of independent high bandwidth, low noise voltage signals.
In this approach, a register of quantum bits (qubits) is stored in the internal states of laser-cooled trapped ions (forming a Wigner crystal), and in some implementations in motional states of their normal modes 1 . Wigner crystals of increasing length become difficult to cool and to protect against environmental influences and thus are subject to decoherence. This is detrimental for tasks that rely on the computational power of quantum superpositions and entanglement. Splitting the quantum register into crystals of manageable size and entangling them on demand in a quantum network is regarded as a promising and straight-forward solution. This can be achieved in segmented ion traps where storage, shuttling and processing zones 5, 10 are realized by a large number of DC electrodes. These type of traps are often regarded as a prerequisite to scalable quantum information processing using trapped ions.
Specific implementations of such a partitioned quantum register require shuttling of ions in order to be able to exchange information between independent crystals and this is ideally done with low heating of the motional state 10 . This can be achieved by shuttling of the ions in an adiabatic fashion, at the expense of long shuttling times 11 , or in an tailored diabatic way which can be optimized for low heating 6, 12, 13 . The latter requires voltages with a fast update rate.
Another building block of this type of quantum information processing is splitting and merging strings of a) Electronic mail: wunderlich@physik.uni-siegen.de ions, again requiring precise control over a large number of voltages 14 . Various proposals for processing quantum information exist, among others the network model 15, 16 , or measurement based quantum computation 17 , relying on highly entangled graph states, which could be generated in ion traps 18 .
Shuttling and the tailoring of interactions cannot only be done by manipulating the DC voltage, but also the RF voltage used for radial trapping of an ion string 19 . A general purpose quantum processor would be a field programmable trap array (FPTA). Independent arbitrary time-dependent potentials (e.g., sums of dc and rf voltages) can be applied to each element of the FPTA, allowing for the creation of arbitrary trapping potentials (compared to designs optimized for a fixed lattice 20 ) and the investigation of various lattice types and quantum simulations thereof with a single programmable trap (a similar concept is discussed in ref. 21 ). For certain types of ions and trap sizes the device presented here already fulfills all the necessary requirements. This type of application might require -depending on the selected ion and trap design -higher amplitudes or update rates than supplied by the device described here, and, to reduce heating, narrow band filtering of the RF component.
Similarly, quantum simulators require a high degree of control to simulate the features of other quantum systems 3, 4, 22 . The interaction between trapped ions could be tailored to mimic an entirely different quantum system, for example by shaping the axial trapping potential 23, 24 . This application, too, requires a large number of independent voltages.
Furthermore, in the field of experimental quantum optics, laser fields are often used to manipulate the internal or motional state of atoms, and need to be shaped in time and space. Shaping the temporal profile of laser pulses can be realized using acousto-optic modulators (AOMs), where control signals can be used to generate arbitrary amplitude and frequency patterns of a laser 25, 26 . The spatial profile of a laser beam can be manipulated by a spatial light modulator (SLM), typically implemented as a liquid crystal display (LCD) or digital micro-mirror devices. The SLMs often take digital signals for control using pulse width modulation, but analog implementations exist 27 potentially requiring again a large set of independent voltages. In the same fashion the spectral and accordingly temporal profile of large bandwidth lasers and frequency combs can be manipulated 28 . Other applications in the quantum optics community, for example, the generation of control signals to shape magnetic or dipole traps for neutral atoms 29, 30 and using SLMs for wave front sensing, adaptive imaging, and holography also require a large number of individual voltages.
Commercially available devices do not meet the requirements of precise enough voltages combined with a fast update rate as needed for quantum optics experiments. This article reports on the design, development, and characterization of a scalable, fast and multichannel arbitrary waveform generator (MAWG) 31 that meets the requirements of advanced quantum optics experiments.
II. HARDWARE ARCHITECTURE
A general architecture of the device is shown in Fig. 1 . The MAWG consists of a control-board interfacing with 12 identical daughter-cards via a backplane. The controlboard receives the waveform-data as well as control instructions from a control computer via a USB 2.0 interface. A field programmable gate array (FPGA) on the control-board decodes the control instructions and stores the provided waveform-data on the memory of a desired daughter-card or retrieves the pre-stored waveform-data from the memory of the daughter-card according to the control instruction. The backplane provides distribution of signals and voltage supplies to all of the daughtercards. Each daughter-card has two channels to gener- ate two independent voltages which are individually terminated and low-pass filtered on a remote terminationboard resulting in the final voltage signals to be used in the desired application. A dedicated synchronous dualport static RAM (DP-SRAM) is provided to each of the daughter cards to store waveforms data for every channel individually up to 128 k depth. A complex programmable logic device (CPLD) on every daughter card controls the flow of the data and the clock to both of the channels locally. The general architecture of the MAWG with flow of data signals among main parts of the device is shown in Fig. 1 The MAWG is optimized to get a good quality signal (in terms of low reflections, drift and noise) for operations up to an update rate of 25 Msps. A user defined internal clock, provided by the FPGA on the control board, or an external transistortransistor logic (TTL) signal can be used to operate the device in an asynchronous or synchronous mode of operation respectively. In addition, a TTL pulse signal is provided by the MAWG device to trigger the operations of other devices in the experiment. The user-defined voltage waveforms can optionally be shifted by a DC off-set voltage.
The updating of waveforms in the device memory -the write operation -is done sequentially, channel-by-channel with one channel at once, while the actual generation of voltages -the read operation -is executed simultaneously and synchronously for all of the 24 channels. Provision of the dedicated memory for each channel and simultaneous read for all channels correspond to a digital bandwidth of 9.6 Gbps.
A list of the main integrated circuit components (ICs) used for the MAWG device is provided in Table I . 32 All components were chosen to satisfy various assessment criteria, importantly, high dynamic range of speed and amplitude, supportive contribution to low-noise and environmental stable performance, as well as possibly general Figure 2 . Data and signal flow among the components on the control-board. The USB µC receives the data from the control computer via the USB and transfers it to the FPGA which delivers the data to the backplane through the digital isolators and the octal bus transceivers. An optional TTL input and a TTL output are also provided through the digital isolators. The CPROM and the EEPROM are provided to auto-configure the FPGA and the USB µC respectively. simplicity and high reliability at the same time.
A. The control board
The control-board holds both fixed-and firmware-type circuitry, which are primarily needed to receive userdefined waveform and/or control instructions sent from the control computer, and furthermore to process and to deliver them to the daughter-cards through the backplane in a controlled way.
The data is received from the control computer by the USB micro-controller (µC) via the USB interface and delivered to the FPGA in a 2-bytes word format. The FPGA analyses the data and delivers a single-byteoriented output either directly or using its internal block-RAM to the backplane in case of the instructions or the waveform-data respectively. All outputs of the controlboard are galvanic-isolated followed by a signal-current enhancement provided by octal bus transceivers. A configuration programmable read-only memory (CPROM) and a serial electrically erasable programmable readonly memory (EEPROM) are used to auto-configure the FPGA and the USB µC after power-up respectively.
The components of the control-board and the data flow among them are detailed in Fig. 2 .
All voltage supplies required by the components on the control-board (1.2 V, 2.5 V, 3.3 V and 5.0 V) are downconverted on-board from a single +5.0 V supply using DC-DC converters. A galvanic isolated TTL compatible input and output is provided to synchronize operation of the device with rest of the devices in the experiment. The TTL input can be used either as a trigger for internal clock or to apply a signal as an external clock for the synchronized use of the MAWG.
A 24 MHz crystal is used by the USB µC to generate internally 480 MHz and 48 MHz clocks needed for USB data transmission. Furthermore, a 50 MHz on-board oscillator is used by the FPGA to generate clock signals by means of internal frequency divisions, which are needed for the write and the read operations of the MAWG
B. The backplane with the daughter-cards
The backplane holds 12 identical daughter-cards such that each daughter-card shares a common data-, controland address-bus. The waveform-data received from the A flow of the digital data and the control signals from the FPGA on the control-board to the CPLD and the DP-SRAM on the daughter-card is laid-out in detail followed by block diagrams of the the channels, the termination resistors and the low-pass filters. control-board is delivered to a daughter-card via the backplane during the write operation of a channel on the daughter card. All bus lines are impedance-matched and resistor-terminated on the backplane. Three supply voltages +3.3 V and ± 12 V (optionally ± 15 V) generated by a dedicated external power supply are distributed to each daughter-card trough the backplane. All power lines are protected by Zener diodes at the entrance of the backplane.
The daughter-card contains the circuitry to generate two independent voltages. The key components used on the daughter-card along with a flow of data and control signals are shown in Fig. ? ?. The CPLD controls signals received by the card and generates clock pulses for the digital-to-analog converter (DAC) along with the control signals to the DP-SRAM on the same daughter-card. The control signals manage storage of the data to a particular address of the DP-SRAM when a write operation of the MAWG is executed or deliver the stored data from a particular address of the DP-SRAM to the desired DAC when a read operation of the MAWG is performed. The CPLD and the DP-SRAM serve for both channels of the respective daughter-card. Each 16-bit DAC converts respective digital code into a pair of analog signals and delivers it to the operational amplifier (OP-AMP). The output voltages provided by a daughter-card are coupled to a shielded-pair cable with 110 Ω characteristic impedance. The key components of the daughter-card are listed in Table I. A channel on the daughter-card can be operated in two modes of operation, stopped-clock and continued-clock. In the stopped-clock mode the DAC of the channel holds last value of the voltage sequence being read from the DP-SRAM without getting further clock signal from the CPLD whereas in the continued-clock mode the DAC gets a continuous clock and refreshes the last value of the voltage sequence being read from the memory with the user-defined clock update rate.
C. A channel on the daughter-card
A single channel on a daughter-card consists of a complementary current-type-output 16-bit DAC, followed by a low-noise, high-speed OP-AMP in differential configuration with a gain equal to 10. The DAC converts the user defined voltage code, pre-stored in the DP-SRAM using the write operation, into two corresponding analog current signals with a 16 bit resolution. These current signals are then converted into two voltage drops across 50 Ω resistors, referenced to the analog ground (AGND). The voltage drops are finally subtracted and amplified through the OP-AMP circuit. An optional addition of a DC-offset voltage of up to ± 7 V pp is also provided which is common to all channels and can be used to shift the reference level of the final output provided that the sum of amplitudes of the actual and offset voltages does not exceed the output amplitude limits of the channel (see Fig. 4 ).
The DAC is configured to use the full scale output current amplitude (± 2 mA) and to use an internal bandgap reference voltage (1.2 V) provided by the DAC itself. The output of the DAC has a latency of 3.5 clock cycles.
D. The memory management on the daughter-card
The DP-SRAM has a total capacity of 128 k words with a word-width of 36 bits. The DP-SRAM is organized by dividing the full word of the memory into two sub-words of 18 bits each, such that each word serves to hold one data code of a channel on the respective daughter-card by using 16 bits, whereas the remaining 2 bits are reserved for optional steering data. The full depth of the DP-SRAM is divided into 16 logical segments of 8 k words each, which in practice reduces the width of address bus to access the memory from 16 to 4 bits and hence results in a reduced digital noise on the daughter-card at the expense of discrete access to the memory only at startaddresses of the 16 segments 33 . Each segment of the DP-SRAM can be used to store an individual voltage sequence of up to 8 k words. A voltage sequences larger than the size of the segment can be stored on multiple adjacent segments until the end of the memory. Once a memory segment is accessed at the beginning of the write or the read operation, the address-control is passed to the DP-SRAM for further increment of the address, using its internal counter, which can be continued across the segments until the end of the memory. Fig. 5 shows details about the memory address Figure 5 . Memory management scheme in the DP-SRAM of the daughter-card. Each word of the memory is divided into two sub-words serving for both channels independently while depth of the memory is divided into 16 logical segments. A bit-assignment for one 36 bits memory word is also shown with indication of four reserved bits to be used for steering the data. Each memory segment holds 18432 bytes. management and the bit-assignment of one 36 bits memory word. The waveforms stored on different segments can be retrieved with a switching latency of 4 clock cycles from one segment to another (e.g., 160 ns for 25 MHz update rate). Writing up the data for full depth of the DP-SRAM of a channel needs around 32 ms.
E. Printed circuit boards
The printed circuit boards (PCB) for the control-board and the backplane are designed with 4-layers, while the daughter-cards are designed with 6-layers architecture. Routing of the signals is managed on top and bottom layers, whereas the inner layers are reserved only for power and ground planes with solid and large copper areas, which ensure a good high-speed performance due to provision of shortest return current path for signals, low thermal resistance for heat dissipation, reduced parasitic inductance and up to some extent electromagnetic shielding 34, 35 . The partitioning of the digital and the analog groundand power-planes keeps them separated to make it sure that rich in noise digital circuitry does not affect the performance of the analog part 34, [36] [37] [38] [39] . On the other hand, the digital and the analog grounds are connected to a single common point with a high impedance resistor to avoid dipole and loop antenna effects due to a difference of potentials and large return path respectively 34, 35, 38 . Routing of the digital and analog signals is done with extensive care, such that not even a single digital signal trace is crossing the analog ground or power plane and vice versa. In addition to the careful routing, the clock signal to the DAC is routed through a galvanic isolator (that bridges analog and digital grounds and power planes) to maintain the current-loop separation strictly. In addition to the general mixed-signal design recommendations, the particular PCB design recommendations for the DAC and OP-AMP are also followed to get optimum performance. In particular, the OP-AMP is ensured to have the shortest feedback connection and ground-free area under the signal input traces to avoid ringing and overshoot, as well as to reduce a stray input capacitance 35 .
F. Power distribution network
The distribution of electrical power for all ICcomponents is provided to the daughter-card PCB via dedicated inner planes with large surface and hence low impedance. A hierarchical network of decoupling capacitors is implemented to ensure availability of large amounts of current slowly by bulk capacitors as well as less amounts of current rapidly by small capacitors 37, 40 required by the components on the control-board and the daughter-card PCBs. A low-pass filter with RF inductance and ad two capacitances (of 10 µF and 1 µF) in parallel combination are used at each power supply injection into the daughter-card PCB. A decoupling capacitor of 100 nF is placed as close as possible to each power pin of all ICs which decouples the high frequency noise from the analog ICs and work as a charge reservoir for digital ICs to provide the frequently required charge during switching of digital components to avoid the corruption of logic levels 37 . Towards the superior goal of reducing the noise voltage in the system, we took several layout related practical measures, among them we satisfied the following key recommendations for mixed-signal PCB design tance between the power and ground planes (˜0.4 mm). (4) Eliminating unwanted capacitance between digital power-and analog ground-planes (and vice versa) by avoiding their geometrical overlap. Since low inductance path from decoupling capacitors to ground plane enhances effectiveness of noise bypassing, its implementation was pursued consequently with high priority during the PCB layout. Based on calculations given in 46 , the above design considerations would result in an expected inductance of about 2 nH per single decoupling capacitor and a power pin of the IC. Fig. 6 shows the fully assembled MAWG with the control-board (on left side in the box) and 12 daughter cards mounted on the backplane.
III. SOFTWARE ARCHITECTURE
The software needed to run the MAWG was developed in VHDL, C and LabVIEW. The firmware development for the FPGA and the CPLD was done in VHDL and both of the devices are burned with the tested programs using software interfaces provided by the respective vendors. A high-level user-interface to control the MAWG parameters at the run-time is designed in the C as well as in the LabVIEW programming languages. Both applications provide graphical user interface (GUI) for easy access to the MAWG device. Fig. 7 shows a model-based architecture of the developed software along with the flow of information from one physical-and application-layer component to the other one.
The user communicates with the MAWG device by means of sending data-packages for writing into the DP-SRAM and subsequently command-packages for execution in a command sequencer (CS), designed and implemented inside the FPGA. Both communication packages follow a pre-defined data and command bit-formats.
The data-package protocol (Fig. 8a) is used to send the data to be written on the DP-SRAM of a daughter-card. It starts with a start-header followed by information of length of the data-package, the channel number and the segment number to be written. Then comes the data in form of packets of 9 B each and at last the end-header to stop the process of writing the DP-SRAM.
Similarly the command-package protocol (Fig. 8b) consists of instructions to read a pre-stored data from the DP-SRAM and make it available for the DAC. It starts with a start header followed by the length of the command package and the instruction to start the sequencer which encapsulates a list of commands followed by the instruction to end the sequencer and the header. The list of commands consist of configuration commands followed by a combination of five data-handling commands. The configuration commands, SetUpdateRate and ExternalClock, configure the clock update rate for the internal clock or enable/disable the external clock for the read operation of the device respectively. The data-handling commands, StartSegment, Pause, Repeat, WaitForPulse and SendPulse, manipulate the data according to user defined combination of the these commands. All datahandling commands have an implicit index starting with 0. An exemplary command sequencer 47 is given in Table II.
IV. PERFORMANCE A. Generation of arbitrary waveforms
A few exemplary chosen demo-waveform signals generated by the MAWG are displayed in Fig. 9 to demonstrate capability of the MAWG. Fig. 9a presents an abrupt change of voltage from the minimum to the maximum accessible value which shows the amplitude span, the large slew rate, and no visible ringing. Fig. 9b presents a sequence of small fast voltages steps with 80 ns dwell time demonstrating the large bandwidth. Fig. 9c shows the generation of an arbitrary waveforms (here a Bessel function). Fig. 9d presents a triangular waveform showing a good linearity of the output.
B. Output voltage range
The low-noise OP-AMP (AD8021) has a linear output current limit of 70 mA which determines the maximum output voltage amplitude depending on the value of the termination resistor. A resistor value that needs the amount of current larger than the specified current limit of the OP-AMP will cause saturation of the output voltage. On the other hand, for higher bandwidth output a proper impedance matching between the shieldedpair transmission-line (with characteristic impedance of 110 Ω) and the termination resistor value on the end of the line is obligatory to minimize the output-signal distortion due to signal reflections. As depicted in Fig. 10a the impedance matching scheme with 120 Ω termination resistor provides a maximum signal amplitude range of ±8.5 V. Though, for low-speed signals of less than 1 Msps, the termination resistor can be increased to 333 Ω, resulting in a less demand for the driving current and consequently providing higher maximum signal amplitude of nearly ±10 V practically without compromising the signal waveform quality. The measured output impedance of the MAWG channel, determined from Fig. 10a at half of the maximum signal amplitude, amounts to 65 Ω. Another OP-AMP (THS4631D) is tested to provide higher current and hence higher output voltage resulting in maximum output voltages of ±13 V and ±11 V for the low-and high-speed signals respectively and an output impedance of 45 Ω and a thermal dependence of around 200 µV/°C. The OP-AMP is equipped with ± 15 V supply and configured with a gain of 13.
The characterization of the device and results presented are based on the OP-AMP (AD8021) with a termination resistor of 333 Ω.
C. Output voltage precision
The MAWG device has a linear output signal amplitude behaviour over full range of the operation. A discrepancy between the expected and obtained voltages is found to be below ± 4 mV with a standard deviation of 0.81 mV (possibly limited by the measurement device). The discrepancies vary randomly among different channels due to manufacturing imperfections of the components and can be compensated by a software calibration of each channel. The main contribution to the output voltage discrepancy is the offset of the output voltage, which results from an intrinsic OP-AMP input-offsetvoltage of typically ± 0.4 mV which results in ± 4 mV after amplification.
D. Output voltage long-term stability
The MAWG device is characterized by dynamic update rates from 25 Msps down to DC-signal generation.
Long-term stability of DC output signals is of particular interest for applications in quantum information processing. The static operation of the MAWG channel is determined mainly by the performance of our DAC component, which is specified by the vendor for output signal update rates from 1 Msps to 200 Msps.
In the stopped-clock mode of operation the updating of the DAC is suspended during static output voltages, resulting in an idle state of digital switching. This mode reduces the clock noise on the output signal at the expense of a voltage drift of up to several mV for long term operation with some variations among different channels. On the other hand, in the continued-clock mode of operation, the DAC is updated continuously with a userdefined clock and hence gives an output voltage with higher stability, however with a tradeoff on noise.
An output signal fluctuating around the set voltage with a maximum deviation less than ± 150 µV over a period of 2 h and long term drift with a slope below 10 µV/min is observed when the clock is operated with the minimum specified clock update rate of 1 MHz (Fig. 10b) . A combined operation of both modes can be used to get optimum performance. For example, in a particular experiment, the device can be operated in the stopped-clock mode to get the low-noise output during the measurement and then can be switched to the continued-clock mode to get the low-drift output during waiting time between two consecutive measurements.
The overall thermal dependence of the MAWG output voltage is around 70 µV/°C and is measured by a gradual increase of temperature by up to 14°C starting from the ambient air temperature. 
E. Output voltage noise level
The analysis of the MAWG output voltage noise is based on the spectral noise density (SND) ρ of the device measured with the stopped-clock mode of operation. The SND of the MAWG is determined for the full range of its output voltages by taking several voltage spectra for different DC output voltages, whereas a wider spectral range from 1 Hz to 200 MHz was covered by using two different spectrum analysers 48 and later concatenating the resulting spectra for each of the cases (Fig. 11a) . The SND spectra are calculated using the relation
where σ v is the noise voltage and RBW is the resolution bandwidth of the spectrum analyser for a particular frequency scan.
The SND spectra of the output of a channel of the MAWG, in the stopped-clock mode of operation, as a function of the frequency are shown in Fig. 11a for a couple of positive and negative output voltages. The spectrum labelled as "333 Ω" is taken using the bare loadresistor and represents noise contributions from the measurement.
The spectra show discrete contributions mainly from 50 Hz and its harmonics in low frequencies. Some additional noise components are visible at frequencies higher than 1 MHz which are identified as a combined effect of power supply output and pick-up of externally generated radio frequencies. The smooth noise floor of the output voltage has a direct dependence on absolute output voltage up to a frequency of 100 kHz whereas for rest of the observed spectrum this dependence is negligible. A measurement for the MAWG input noise density including power supply output and the 2 m long, multi-pole, interconnect cable is plotted in Fig. 11b which explains the peaks present in the spectra at higher frequencies and hence can be avoided by using a storage power supply and/or implementing a proper low-pass filter at output of the MAWG. In the following analysis, contributions appearing above 100 kHz are therefore neglected.
The increasing noise floor with increasing output voltage (Fig 11c) is caused by an asymmetry between two complementary output currents of the DAC (see section II C) which are symmetric for 0 V output and become asymmetric otherwise. The asymmetry increases proportionally to the absolute value of the output voltage. A noise cancellation between complementary outputs occurs in the differential OP-AMP, with a maximum noise reduction for the symmetric case and a lower otherwise. On the other hand, the noise floor for each of the output voltage settings decreases strongly with rising frequency. In Fig. 12a the SND is shown as a function of channel output voltage at a couple of frequencies (other than the frequencies corresponding to the 50 Hz harmonics).
The root-mean-square noise v rms of a channel of the MAWG is calculated using the relationship
where f is the difference of two consecutive frequencies obtained in the SND measurements.
The output voltage noise v rms as a function of the output voltage (V out ) for different frequency spans is plotted in Fig. 12b which shows a linearly increased v rms with increase in output voltage amplitude of the MAWG and reaches a maximum level of nearly 250 µV at ±9 V for the frequency span of 100 kHz. Similarly an increased frequency span results in a corresponding increase in the root mean square noise which remains consistent for all different output voltages.
The signal to noise ratio (SNR) of the MAWG output is calculated for different output voltages using the relationship . a) The spectral noise density measured for the output of one channel of the MAWG, in the stopped-clock mode of operation, with the termination resistor but without the low-pass filter. The spectra up to 100 kHz and higher frequencies are taken by two devices with an average of 1000 and 10000 respectively. The black spectrum represents the measurement noise floor obtained by taking the spectra across a naked resistor. b) The SND measured at the input of the MAWG (i.e., contributions from power supply and pick up from externally generated radio frequencies) explaining the noise peaks at higher frequencies present in the spectral noise density profile at the output of the MAWG. c) The spectral noise density measured as a function of frequency and output voltages for the frequency range below 100 kHz. The SNR as a function of output voltage V out is plotted in Fig. 12c for the same frequency spans. The dependence of the SNR on the output voltage is more pronounced for higher bandwidth whereas for constant bandwidth the dependence is strongest on smaller voltages. The bandwidth of 100 kHz has a SNR greater than 90 dB for the output voltages larger than 2 V.
V. CONCLUSIONS
The MAWG is a general purpose DAC-based system designed to provide multichannel voltage signals characterized by the high dynamic range of both signal amplitude and signal update rate, as well as by a low signal noise and a very good long-term signal stability.
The MAWG is characterized by a large range of signal amplitudes of up to ±9 V, a wide dynamic range of update rates from 25 Msps down to DC signal generation, as well as a low signal-to-noise ratio of +90 dB and longtime stable output signal amplitude within ±0.3 mV. The user-control of the device is provided by means of highlevel PC-software applications, as well as device firmware, for storing pre-defined voltage sequences and for generating output signals in real-time. The overall modular concept of the hardware and embedded software allows for a broad flexibility in various operation schemes and particularly in the performance tuning.
Although the detailed specifications of the device are defined in response to technical challenges of experimental quantum information processing, its practical use for other applications in the fields of fundamental and applied research is easily conceivable, especially in those of similar needs for outstanding instrumentation perfor- 
